

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	40	Vdc
Gate-Source Voltage	V <sub>GS</sub>	±20	Vdc
Drain Current — Continuous	۱ <sub>D</sub>	4	Adc
Total Device Dissipation @ T <sub>C</sub> = 25°C (1) Derate above 25°C	P <sub>D</sub>	62.5 0.5	Watts W/°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Operating Junction Temperature	TJ	150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Мах	Unit
Thermal Resistance, Junction to Case	$R_{ extsf{ heta}JC}$	2	°C/W

(1) Calculated based on the formula  $P_D = \frac{T_J - T_C}{B_{P,IC}}$ 


NOTE – <u>CAUTION</u> – MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
DFF CHARACTERISTICS					
Zero Gate Voltage Drain Current $(V_{DS} = 35 \text{ Vdc}, V_{GS} = 0)$	IDSS	-	-	1	μAdc
Gate-Source Leakage Current $(V_{GS} = 10 \text{ Vdc}, V_{DS} = 0)$	I <sub>GSS</sub>	-	-	1	μAdc
DN CHARACTERISTICS	•	•		•	
Gate Threshold Voltage $(V_{DS} = 7.5 \text{ Vdc}, I_D = 170 \mu\text{A})$	V <sub>GS(th)</sub>	1.0	1.6	2.1	Vdc
Drain–Source On–Voltage $(V_{GS} = 10 \text{ Vdc}, I_D = 1 \text{ Adc})$	V <sub>DS(on)</sub>	_	0.4	_	Vdc
DYNAMIC CHARACTERISTICS		•	•	•	•
Input Capacitance $(V_{DS} = 7.5 \text{ Vdc}, V_{GS} = 0, f = 1 \text{ MHz})$	C <sub>iss</sub>	_	100	_	pF
Output Capacitance $(V_{DS} = 7.5 \text{ Vdc}, V_{GS} = 0, f = 1 \text{ MHz})$	C <sub>oss</sub>	-	53	_	pF
Reverse Transfer Capacitance $(V_{DS} = 7.5 \text{ Vdc}, V_{GS} = 0, f = 1 \text{ MHz})$	C <sub>rss</sub>	-	8	_	pF
FUNCTIONAL TESTS (In Motorola Test Fixture)	·	•	•	•	
Common–Source Amplifier Power Gain $(V_{DD} = 7.5 \text{ Vdc}, P_{out} = 8 \text{ Watts}, I_{DQ} = 150 \text{ mA}, f = 175 \text{ MHz})$	G <sub>ps</sub>	10	11.5	_	dB
Drain Efficiency (V <sub>DD</sub> = 7.5 Vdc, P <sub>out</sub> = 8 Watts, I <sub>DQ</sub> = 150 mA, f = 175 MHz)	η	50	55	_	%
$(V_{DD} = 7.5 \text{ Vdc}, P_{out} = 8 \text{ Watts}, I_{DQ} = 150 \text{ mA}, f = 175 \text{ MHz})$ Drain Efficiency				_	

RF C1	$V_{GG}$ $\downarrow$ $C8$ $C7$ $\downarrow$ $C6$ $R4$ $B1$ $R3$ $R2$ $=$ $R2$ $=$ $C2$ $C3$ $C4$ $C4$ $C4$ $C4$		$ \begin{array}{c}  \hline B2 \\ \hline C17 \\ \hline C16 \\ \hline C15 \\ \hline C10 \\ \hline C11 \\ \hline C12 \\ \hline C13 \\ \hline C13 \\ \hline C14 \\ \hline C14 \\ \hline C14 \\ \hline C14 \\ \hline OUTPUT \\ \hline OUTPUT \\ \hline C13 \\ \hline C14 \\ \hline OUTPUT \\ \hline OU$
B1, B2	Short Ferrite Bead, Fair Rite Products (2743021446)	R1 R2	15 Ω, 0805 Chip Resistor 1.0 kΩ, 1/8 W Resistor
C1, C5, C18	120 pF, 100 mil Chip Capacitor	R3	1.0 kΩ, 0805 Chip Resistor
	0 to 20 pF, Trimmer Capacitor	R4	33 kΩ, 1/8 W Resistor
C3	33 pF, 100 mil Chip Capacitor	Z1	0.200" x 0.080" Microstrip
C4	68 pF, 100 mil Chip Capacitor	Z2	0.755" x 0.080" Microstrip
C6, C15	10 µF, 50 V Electrolytic Capacitor	Z3	0.300" x 0.080" Microstrip
C7, C16	1,200 pF, 100 mil Chip Capacitor	Z4	0.065" x 0.080" Microstrip
C8, C17	0.1 µF, 100 mil Chip Capacitor	Z5, Z6	0.260" x 0.223" Microstrip
C9	150 pF, 100 mil Chip Capacitor	Z7	0.095" x 0.080" Microstrip
C11	43 pF, 100 mil Chip Capacitor	Z8	0.418" x 0.080" Microstrip
C13	24 pF, 100 mil Chip Capacitor	Z9	1.057" x 0.080" Microstrip
C14	300 pF, 100 mil Chip Capacitor	Z10	0.120" x 0.080" Microstrip
L1, L3	12.5 nH, A04T, Coilcraft	Board	Glass Teflon <sup>®</sup> , 31 mils, 2 oz. Copper
L2	26 nH, 4 Turn, Coilcraft		
L4	55.5 nH, 5 Turn, Coilcraft		
N1, N2	Type N Flange Mount		






# **TYPICAL CHARACTERISTICS, 135 – 175 MHz**

versus Output Power

## **TYPICAL CHARACTERISTICS, 135 – 175 MHz**








Figure 5. Drain Efficiency versus Output Power




Figure 6. Output Power versus Biasing Current




Figure 8. Output Power versus Supply Voltage




Figure 7. Drain Efficiency versus Biasing Current




Figure 9. Drain Efficiency versus Supply Voltage






Figure 10. 66 – 88 MHz Broadband Test Circuit




## **TYPICAL CHARACTERISTICS, 66 – 88 MHz**

versus Output Power

## **TYPICAL CHARACTERISTICS, 66 – 88 MHz**





 $V_{DD}$  = 7.5 V,  $I_{DQ}$  = 150 mA,  $P_{out}$  = 8 W

f MHz	Z <sub>in</sub> Ω	<b>Ζ<sub>ΟL</sub>*</b> Ω	
135	20.1 –j0.5	2.53 –j2.61	
155	17.0 +j3.6	3.01 –j2.48	
175	15.2 +j7.9	2.52 –j3.02	

- $Z_{in}$  = Complex conjugate of source impedance with parallel 15  $\Omega$ resistor and 68 pF capacitor in series with gate. (See Figure 1).
- $$\begin{split} Z_{OL}{}^{\star} &= & Complex \ conjugate \ of \ the \ load \\ & impedance \ at \ given \ output \ power, \\ & voltage, \ frequency, \ and \ \eta_D > 50 \ \%. \end{split}$$

 $V_{DD}$  = 7.5 V,  $I_{DQ}$  = 150 mA,  $P_{out}$  = 8 W

f MHz	<b>Z<sub>in</sub></b> Ω	<b>Ζ<sub>ΟL</sub>*</b> Ω
66	25.3 –j0.31	3.62 –j0.751
77	25.6 +j3.62	3.59 –j0.129
88	26.7 +j6.79	3.37 –j0.173

- $Z_{in}$  = Complex conjugate of source impedance with parallel 15  $\Omega$ resistor and 24 pF capacitor in series with gate. (See Figure 10).
- $Z_{OL}^{*}$  = Complex conjugate of the load impedance at given output power, voltage, frequency, and  $\eta_D$  > 50 %.

Note:  $Z_{OL}^{\star}$  was chosen based on tradeoffs between gain, drain efficiency, and device stability.




Figure 19. Series Equivalent Input and Output Impedance

## Table 1. Common Source Scattering Parameters ( $V_{DD}$ = 7.5 Vdc)

 $l_{DO} = 150 \text{ mA}$ 

	I <sub>DQ</sub> = 150 mA								
f	f S <sub>11</sub>		S <sub>11</sub> S <sub>21</sub>		S <sub>12</sub>		S <sub>22</sub>		
MHz	S <sub>11</sub>	$\angle \phi$	S <sub>21</sub>	$\angle \phi$	IS <sub>12</sub> I	$\angle \phi$	S <sub>22</sub>	$\angle \phi$	
30	0.88	-165	18.92	95	0.015	8	0.84	-169	
50	0.88	-171	11.47	91	0.016	-5	0.84	-173	
100	0.87	-175	5.66	85	0.016	-7	0.84	-176	
150	0.87	-176	3.75	82	0.015	-5	0.85	-176	
200	0.87	-177	2.78	78	0.014	-6	0.84	-176	
250	0.87	-177	2.16	75	0.014	-10	0.85	-176	
300	0.88	-177	1.77	72	0.012	-17	0.86	-176	
350	0.88	-177	1.49	69	0.013	-11	0.86	-176	
400	0.88	-177	1.26	66	0.013	-17	0.87	-175	
450	0.88	-177	1.08	64	0.011	-20	0.87	-175	
500	0.89	-176	0.96	63	0.012	-20	0.88	-175	
				I <sub>DQ</sub> = 800 mA	L .				
f	S	11	S		S	12	S	S <sub>22</sub>	
MHz	S <sub>11</sub>	$\angle \phi$	S <sub>21</sub>	$\angle \phi$	S <sub>12</sub>	$\angle \phi$	S <sub>22</sub>	$\angle \phi$	
30	0.89	-166	18.89	95	0.014	10	0.85	-170	
50	0.88	-172	11.44	91	0.015	8	0.84	-174	
100	0.87	-175	5.65	86	0.016	-2	0.85	-176	
150	0.87	-177	3.74	82	0.014	-8	0.84	-177	
200	0.87	-177	2.78	78	0.013	-18	0.85	-177	
250	0.88	-177	2.16	75	0.012	-11	0.85	-176	
300	0.88	-177	1.77	73	0.015	-15	0.86	-176	
350	0.88	-177	1.50	70	0.009	-7	0.87	-176	
400	0.88	-177	1.26	67	0.012	-3	0.87	-176	
450	0.88	-177	1.09	65	0.012	-18	0.87	-175	
500	0.89	-177	0.97	64	0.009	-10	0.88	-175	
				I <sub>DQ</sub> = 1.5 A					
f	S	11	S	21	S <sub>12</sub>		\$ <sub>22</sub>		
MHz	S <sub>11</sub>	$\angle \phi$	S <sub>21</sub>	$\angle \phi$	S <sub>12</sub>	$\angle \phi$	S <sub>22</sub>	$\angle \phi$	
30	0.90	-168	17.89	95	0.013	2	0.86	-172	
50	0.89	-173	10.76	91	0.013	3	0.86	-175	
100	0.88	-176	5.32	86	0.014	-19	0.86	-177	
	1	1	I	I	I	I	I	1	

83

80

77

75

72

70

68

67

0.013

0.011

0.012

0.013

0.010

0.014

0.011

0.011

-6

-4

-14

-2

-9

-3

-8

-15

150

200

250

300

350

400

450

500

0.88

0.88

0.88

0.88

0.89

0.89

0.89

0.89

-177

-177

-178

-177

-177

-177

-177

-177

3.53

2.63

2.05

1.69

1.43

1.22

1.06

0.94

0.86

0.86

0.86

0.87

0.87

0.88

0.88

0.88

-177

-177

-177

-177

-176

-176

-176

-176

#### **DESIGN CONSIDERATIONS**

This device is a common–source, RF power, N–Channel enhancement mode, Lateral <u>Metal–Oxide Semiconductor</u> <u>Field–Effect Transistor (MOSFET)</u>. Motorola Application Note AN211A, "FETs in Theory and Practice", is suggested reading for those not familiar with the construction and characteristics of FETs.

This surface mount packaged device was designed primarily for VHF and UHF portable power amplifier applications. Manufacturability is improved by utilizing the tape and reel capability for fully automated pick and placement of parts. However, care should be taken in the design process to insure proper heat sinking of the device.


The major advantages of Lateral RF power MOSFETs include high gain, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage.

#### **MOSFET CAPACITANCES**

The physical structure of a MOSFET results in capacitors between all three terminals. The metal oxide gate structure determines the capacitors from gate-to-drain ( $C_{gd}$ ), and gate-to-source ( $C_{gs}$ ). The PN junction formed during fabrication of the RF MOSFET results in a junction capacitance from drain-to-source ( $C_{ds}$ ). These capacitances are characterized as input ( $C_{iss}$ ), output ( $C_{oss}$ ) and reverse transfer ( $C_{rss}$ ) capacitances on data sheets. The relationships between the inter-terminal capacitances and those given on data sheets are shown below. The  $C_{iss}$  can be specified in two ways:

- 1. Drain shorted to source and positive voltage at the gate.
- Positive voltage of the drain in respect to source and zero volts at the gate.

In the latter case, the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



#### **DRAIN CHARACTERISTICS**

One critical figure of merit for a FET is its static resistance in the full–on condition. This on–resistance,  $R_{DS(on)}$ , occurs in the linear region of the output characteristic and is specified at a specific gate–source voltage and drain current. The

drain–source voltage under these conditions is termed  $V_{DS(on)}$ . For MOSFETs,  $V_{DS(on)}$  has a positive temperature coefficient at high temperatures because it contributes to the power dissipation within the device.

 $\mathsf{BV}_{\mathsf{DSS}}$  values for this device are higher than normally required for typical applications. Measurement of  $\mathsf{BV}_{\mathsf{DSS}}$  is not recommended and may result in possible damage to the device.

#### GATE CHARACTERISTICS

The gate of the RF MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The DC input resistance is very high – on the order of  $10^9 \Omega$ — resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage to the gate greater than the gate–to–source threshold voltage,  $V_{GS(th)}$ .

**Gate Voltage Rating** — Never exceed the gate voltage rating. Exceeding the rated  $V_{GS}$  can result in permanent damage to the oxide layer in the gate region.

**Gate Termination** — The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

**Gate Protection** — These devices do not have an internal monolithic zener diode from gate-to-source. If gate protection is required, an external zener diode is recommended. Using a resistor to keep the gate-to-source impedance low also helps dampen transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate-drain capacitance. If the gate-to-source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate-threshold voltage and turn the device on.

#### DC BIAS

Since this device is an enhancement mode FET, drain current flows only when the gate is at a higher potential than the source. RF power FETs operate optimally with a quiescent drain current ( $I_{DQ}$ ), whose value is application dependent. This device was characterized at  $I_{DQ} = 150$  mA, which is the suggested value of bias current for typical applications. For special applications such as linear amplification,  $I_{DQ}$  may have to be selected to optimize the critical parameters.

The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may generally be just a simple resistive divider network. Some special applications may require a more elaborate bias system.

#### GAIN CONTROL

Power output of this device may be controlled to some degree with a low power dc control signal applied to the gate, thus facilitating applications such as manual gain control, ALC/AGC and modulation systems. This characteristic is very dependent on frequency and load line.

### MOUNTING

The specified maximum thermal resistance of  $2^{\circ}$ C/W assumes a majority of the 0.065" x 0.180" source contact on the back side of the package is in good contact with an appropriate heat sink. As with all RF power devices, the goal of the thermal design should be to minimize the temperature at the back side of the package. Refer to Motorola Application Note AN4005/D, "Thermal Management and Mounting Method for the PLD–1.5 RF Power Surface Mount Package," and Engineering Bulletin EB209/D, "Mounting Method for RF Power Leadless Surface Mount Transistor" for additional information.

#### AMPLIFIER DESIGN


Impedance matching networks similar to those used with bipolar transistors are suitable for this device. For examples see Motorola Application Note AN721, "Impedance Matching Networks Applied to RF Power Transistors." Large–signal impedances are provided, and will yield a good first pass approximation.

Since RF power MOSFETs are triode devices, they are not unilateral. This coupled with the very high gain of this device yields a device capable of self oscillation. Stability may be achieved by techniques such as drain loading, input shunt resistive loading, or output to input feedback. The RF test fixture implements a parallel resistor and capacitor in series with the gate, and has a load line selected for a higher efficiency, lower gain, and more stable operating region.

Two-port stability analysis with this device's S-parameters provides a useful tool for selection of loading or feedback circuitry to assure stable operation. See Motorola Application Note AN215A, "RF Small-Signal Design Using Two-Port Parameters" for a discussion of two port network theory and stability.

# NOTES

## PACKAGE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola vas negligent regarding the design or manufacture of the part. Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. MOTOROLA and the **Wo** logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2002.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/

